. Noise margins of the pseudo-CMOS inverter.
Supplementary text
Synthesis of AuNPs for LB assembly 0.4 g of HAuCl4·3H2O (99.9%, Strem, USA) and 25 mL of 1-octadecene (90%, Sigma Aldrich, USA) are mixed in a 50-mL glass vial. The vial is heated up to 90°C in an oil bath. 10 mL of oleylamine (Acros, 90%, USA) is added to the vial and reacted for 3 h. AuNPs are washed with ethanol three times and precipitated. The AuNPs are redispersed in 10 mL of toluene.
Fabrication of memory capacitor
The fabrication of the memory capacitor shown in Fig. 3C starts with the deposition of an Al2O3 Tox layer on a bare Si wafer using the PEALD process (250°C, 50 cycles). For a film-type FG, a Au film is deposited on the Tox layer by thermal evaporation (10 nm). For the chemically absorbed AuNP FG, the Tox layer is treated with (3-aminopropyl)triethoxysilane:ethanol solution (1% v/v), and AuNPs are coated by a dipping process. For the AuNP FG assembled by the LB method, the typical LB process is used. As a Box layer, Al2O3 is deposited using the PEALD process (150°C, 350 cycles). A Au/Cr (70 nm/7 nm) layer is subsequently deposited on Box by thermal evaporation for forming contact pads.
Characterization of CTFM
The electrical characteristics of a CTFM are measured using a parameter analyser (B1500A, Agilent, USA). A high-voltage semiconductor pulse generator unit (HV-SPGU, Agilent, USA) is used to apply PGM/ERS pulses (-40 to 40 V) to the CTFM for a certain period of time (1 μs to 1 s). Source monitor units (SMUs; Agilent, USA) are used to apply the drain-source voltage (VDS) and gate-source voltage (VGS) to the CTFM and to measure the drain current (Id). All measured transfer characteristics of the CTFM are obtained using VDS = 0.1 V. The threshold voltage is defined as the corresponding VGS that induces Id = 100 nA.
FEA of CTFM array and pseudo-CMOS inverter
FEA is used to analyse the strain distribution of a CTFM array and pseudo-CMOS inverter during stretching ( Fig. 3M and N, and fig. S18C and D) . The CTFM array and pseudo-CMOS inverter are modelled using four-node composite shell elements. The devices are placed on 1-mm-thick PDMS substrates that are modelled with eight-node solid elements. We assume perfect bonding (no slip condition) between devices and PDMS substrates. To simulate stretching, the stretching boundary , where W is the strain energy potential; 1 I , the first invariant of the left Cauchy-Green tensor; and 1 C (=3 kPa for PDMS), a material parameter.
Fabrication of pseudo-CMOS inverter
As previously described in CTFM fabrication methods, the active regions of the doped SiNM transferred onto the PI layer (thickness: 1 μm) are isolated using RIE (SF6 plasma) with photolithography. A 60-nm-thick SiO2 gate dielectric layer is deposited by using plasma-enhanced chemical vapour deposition (PECVD) at 300°C. The subsequent deposition and patterning of a metal layer is conducted using thermal evaporation (Au/Cr, 100 nm/7 nm), photolithography, and wet etching to form the gate, source, and drain interconnections. The top PI layer (thickness: 1 μm) is coated and annealed. The entire trilayer (PI/device/PI) is patterned and etched by RIE (O2 plasma). The fabricated pseudo-CMOS inverter is then transferred onto a PDMS substrate, as described previously.
Data storage of heart rate recovery in wearable CTFM array
The wearable electrode array shown in Fig. 1E is laminated on the skin of the lower inner arm to acquire ECG signals, and it is interconnected to the wearable amplifier. A power supply is used to increase the body potential to 3.17 V (VM) to maximize the effective gain of the amplifier. The amplified ECG signals are filtered using a digital band-pass filter to remove 60 Hz noise and analysed to measure the heart rate. Using SMUs (NI PXIe-4143, National Instruments, USA) and a matrix switching module (NI PXI-2530B, National Instruments, USA) controlled by custom-made LabVIEW (National Instruments, USA) software, each CTFM pixel in the array can be readily accessed, and the data stored in it can be read and modulated. To read the state of a CTFM pixel, the values of the drain current measured while the drain and gate voltage are set as 0.1 and 5 V, respectively, are obtained. If the drain current is below 50 nA, the stored data is considered the binary number "1." If the drain current is above 50 nA, the stored data is considered the binary number "0." 
Supplementary figures

